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On and Off Chip Capacitor Free, Fast Response,
Low Drop-out Voltage Regulator
Guruprasad, Kumara Shama
Abstract—A low drop-out [LDO] voltage regulator with fast
transient response which does not require a capacitor for proper
operation is proposed in this paper. Recent cap-less LDOs do
not use off chip capacitor but instead they use on chip capacitor
which occupy a large area on the chip. In the proposed LDO,
this on chip capacitor is also avoided. A novel secondary local
feedback technique is introduced which helps to achieve a good
transient response even in the absence of output capacitor.
Further an error amplifier that does need compensation capacitor
is selected to reduce the on chip area. Stability analysis shows
that the proposed LDO is stable with a phase margin of 78◦.
The proposed LDO is laid out using Cadence Virtuoso in 180 nm
standard CMOS technology. Post layout simulation is carried out
and LDO gives 6mV/V and 360µV/mA line and load regulation
respectively. An undershoot of 120 mV is observed during the
load transition from 0 mA to 50 mA in 1 µs transition time,
however LDO is able to recover within 1.4 µs. Since capacitor
is not required in any part of design, it occupies only 0.010824
mm2 area on the chip.
Keywords—Voltage Regulator, Capacitor free LDO, Fast re-
sponse, Area Efficient
I. INTRODUCTION
THE longevity and performance of any electronic devicehighly depend on the quality of supply voltage. An
ideal situation would be, a no change in the supply voltage
level though there exist any fluctuations in power mains and
load. However, in reality it is expected at least the static and
dynamic variations in the supply voltage must be as minimum
as possible. In this regard, LDO voltage regulators are gaining
popularity. LDO is basically a linear voltage regulator with the
minimum voltage drop between input and output terminals.
A conventional LDO consists of an error amplifier, reference
voltage, pass device, feedback network and output capacitor
as shown in Fig. 1.
Linear Voltage Regulator is a negative feedback system
where error amplifier continuously compares the feedback
voltage with reference voltage and alters the conductance of
pass device such that output voltage is maintained at the
required level. The output capacitor acts like a charge storage
and supplies the current when there is a sudden variation in
the load current, so that error amplifier can take some time
to respond. Hence larger the capacitance better the transient
response. The quality of an LDO can be determined by the
following aspects Area, Power efficiency, static parameters like
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Fig. 1. Typical structure of a LDO
line and load regulation, transient characteristics and noise im-
munity. However all parameters can not be improved together.
There is always a trade-off among these parameters. For
example, if quiescent current is reduced to improve the power
efficiency, the transient response will be degraded. Hence
depending on the applications, relevant parameters are targeted
without causing much degradation on other parameters.
In any battery operated or portable devices, the area oc-
cupancy is a main design parameter. In conventional LDOs,
an external large capacitor is used. This gives not only better
transient response but also good stability. However such a large
capacitor can not be integrated on the chip. Recent works [1]–
[6] have proposed output capacitor-less LDOs where instead of
using an external large capacitor, an internal on-chip capacitor
is used. Though it avoids above mentioned drawbacks, it poses
other challenges. The first one is on-chip capacitor occupies
large area on chip and another is the degradation of transient
response and stability. As previously mentioned, the large
output capacitor constituted a dominant pole. Now since its
removal, there is a need to create a dominant pole either at
the output of error amplifier or at the final output. In LDO,
the size of pass device is very large to accommodate low
drop-out voltage and high load current. Hence the gate source
parasitic capacitance of pass device is very large. During load
transition, error amplifier has to charge this large capacitor.
This effects the transient response of LDO. There have been
many proposals to overcome this. In [7], [8] a Miller capacitor
in series with a resistor is proposed. But it needs more space
for the added passive elements. [9], [10] present an additional
feedback loop consisting of a voltage spike detector and
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Fig. 2. Circuit diagram of proposed LDO
current amplifier which provides extra current to charge the
parasitic capacitance of pass device. Though it improves the
transient response and stability to some extend, it requires
additional space, power and adds complexity. The authors
of [11]–[13] suggest a flipped voltage follower in between
error amplifier and pass device. Flipped voltage follower has
better current sourcing capability but at the cost of higher
quiescent current. Other proposed techniques mentioned in
[14]–[16] are damping factor control frequency compensation
(DFCFC), Q-reduction compensation and weighted current
feedback (WCF). But DFCFC based LDO occupies a larger
area and requires complex bias circuitry. The stability of the
Q-reduction compensated LDO is poor when load is low. The
loop gain of the LDO with WCF compensation is low hence
the regulation performance is not satisfactory. To improve the
power efficiency, author in [9] proposes a dynamic biasing
technique where large biasing current is supplied only when
there is any requirement. In all above works, a large on-chip
capacitor has to be present for the proper operation of LDO
which is a limiting factor in reducing the area occupancy on
the chip. In the present work, a novel, area efficient LDO
architecture is proposed, which is absolutely devoid of any
capacitor.
Section 2 describes the construction and working principle
of proposed LDO. The stability analysis of the LDO is
elaborated in section 3. The result and discussion are given
in section 4.
II. DESIGN AND WORKING PRINCIPLE OF PROPOSED LDO
Fig. 2 shows the complete circuit diagram of proposed LDO.
Transistors from M1 to M9 form error amplifier, Transistors
from M10 to M19 constitute voltage reference, M20 is the
pass device and M21 with R4, R5 belong to Secondary Local
Feedback [SLFB] block. Table I shows design parameter
values.
A. Voltage Reference
A voltage reference provides a constant voltage irrespective
of variations in temperature and supply voltage. A conven-
tional band gap voltage [BGR] reference adds multiples of
Proportional To Absolute Temperature [PTAT] and Comple-
mentary To Absolute Temperature [CTAT] voltages so that
it exhibits zero temperature coefficient. However the demerit
with the conventional BGR is it provides a voltage of nearly
equal to 1.2V which is not suitable for modern CMOS
technology regime. Another issue with the conventional BGR
is it uses parasitic BJTs instead of using only MOSFETs. In
[17] an alternate method is proposed in which CTAT and PTAT
currents are added instead of voltages to produce a temperature
independent current. Then it is passed through a resistor to
obtain voltage. Though this method can produce a reference
voltage less than 1V but it still uses parasitic BJTs to pro-
duce temperature independent voltage. In the proposed LDO,
a MOSFET only topology is chosen for voltage reference
circuit. MOSFET operation in sub-threshold region can be
approximated to that of BJT. Hence diode connected MOSFET
is used to produce PTAT and CTAT currents. MOSFET only
voltage reference circuit [18], [19] is shown in Fig. 2.
MOSFET M17 and M18 are biased in sub-threshold region
where drain current exhibits exponential exponential relation-
ship with VGS . The current through R1 is a PTAT current
and current through R2 is a CTAT current. These currents
are added to generate temperature independent current which
flows through R3. The reference voltage produced by the
reference circuit is given by
Vref = [
nkT ln(m)
qR1
+
VA
R2
]R3 (1)
where n is slope factor, k is the Boltzmann’s constant, q is the
magnitude of electron charge, T is the temperature in Kelvin,
m is the multiplication factor of M18 MOSFET and VA is
the voltage across R2. By selecting proper values of R1,R2
and R3, Vref can be set to required value. MOSFET MST is
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added to avoid the reference circuit latching onto zero biasing
current.
Fig. 3 shows the supply response of the reference circuit.
The output voltage varies only 1mV for entire range of input
voltage change. The temperature response is plotted in the Fig.
4. The output voltage variation was 14mV when temperature
is swept from 0◦ to 100◦ C.
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B. Error Amplifier
Error amplifier decides many performance parameters of
LDO. A two stage operational amplifier may do the job
however it needs a compensation capacitor for stability. So
an Operational Trans-conductance Amplifier [OTA] as shown
in Fig. 2 is chosen which does not require compensating
capacitor and also offers high open loop gain [20]. In the
first stage, M4 and M3 are diode connected MOSFETs, hence
dominant pole lies at the output node. In this way miller
compensation capacitor is avoided.
C. LDO design
The challenging part in the design is to achieve stability and
better transient response without using any on and off chip
capacitor. To overcome this issue, a new method, secondary
local feedback technique is used. Apart from main feedback,
another feedback loop is introduced at the output terminal. The
feedback consists of a NMOS transistor biased from resistor
voltage divider network as shown in Fig. 2.
The worst condition occurs when load changes abruptly
from minimum to maximum. At that time output voltage drops
suddenly but if SLFB is used, whenever Vout falls, voltage at
the gate of NMOS also falls. Since NMOS is in common
source configuration, voltage at the drain (Vout) increases if
voltage at the gate decreases. In this way the transient response
of the LDO is improved which was earlier being done by an
output capacitor.
TABLE I
DESIGN PARAMETER VALUES
Transistor Aspect ratio
M1,M2,M6,M7,M8,M9 10
M3,M4,M5 1
M10 −M11 2
M12,M13,M15,M15,M18 4
M14 12
M17 1
M19 6
M20 11111
M21 20
III. STABILITY ANALYSIS
The stability of the proposed LDO is investigated by de-
termining the number of poles, zeros and their location on
s-plane. Fig. 5 shows the small signal equivalent circuit of the
LDO where loop is broken at the junction of R4 and R5. The
following conventions are used in circuit analysis.
gmi is the trans-conductance of ith MOSFET.
rout is output resistance at the output of OTA.
r21 is output resistance of M21.
C1,C2 and C3 are the parasitic capacitances of the first stage
of OTA.
C4 and C5 are the parasitic capacitances of the output of OTA.
C6 is the parasitic capacitance at the output of pass device.
C7 is the parasitic capacitance of M21.
C2+3 = C2 + C3, C4+5 = C4 + C5, C6+7 = C6 + C7.
The equivalent output resistance at the output of LDO is
Ro = rout||rn||Rl||(R4 +R5) (2)
v1 = −gm2(XC2+3||1/gm4) = −gm2vp
gm4 + sC2+3
(3)
v2 =
−gm7v1rota
1 + sC4+5rota
=
gm7vpgm2rota
(1 + sC4+5rota)(gm4 + sC2+3)
(4)
vout = −(gm20v2 + gm21vb) Ro
1 + sC6+7Ro
=
−Rogm20v2
1 + sC6+7Ro
− Rogm21vb
1 + sC6+7Ro
(5)
vb =
voutR5
R4 +R5
(6)
= − RoR5gm20v2
[(1 + sC6+7Ro)(R4 +R5) +RoR5gm21]
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Fig. 5. Small signal equivalent circuit diagram of proposed LDO
vb
vp
= − (rout||rn||Rl||(R4 +R5))
((1 + sC6+7(rout||rn||Rl||(R4 +R5)))
X
R5gmpgm7gm2rota
(R4 +R5) + (rout||rn||Rl||(R4 +R5))R5gmn)
X
1
(1 + sC4+5rota)(gm4 + sC2+3)
(7)
The system has three poles of concern. The parasitic capac-
itance, which is formed due to pass transistor is the largest
among all the parasitic capacitances. The output impedance
of LDO is dependent on the load but it has been ensured that
always impedance seen at the output of error amplifier is much
larger than the impedance seen at the regulator output [which
is verified using simulation as explained in the next paragraph].
Hence the pole at error amplifier output is a dominant one. The
expression for three poles are given below.
P1 =
1
2piC4+5rota
(8)
P2 =
1
2piC6+7Ro
(9)
P3 =
gm4
2piC2+3
(10)
Typically a regulator supplies voltage to a long on-chip net-
work which introduces considerable load capacitance, which
may vary from several 0 pF to 50 pF . Therefore stable
operation of the proposed regulator has been verified by
simulating it for various load capacitances and loads. The
loop gain and phase response of proposed LDO for an output
capacitance of 0 pF under the load of 10 µA, 25 mA and
50 mA are shown in Fig. 6[a] and Fig. 6[b]. Similarly, Fig.
6[c], Fig. 6[d] and Fig. 6[e], Fig. 6[f] show the loop gain and
phase responses for the output capacitances of 25pF and 50pF
respectively. It is evident from the plots that LDO is stable in
all the cases. Pole zero analysis for the proposed LDO, for
above mentioned values of output capacitors and loads has
been carried out using Cadence simulation tool and all the
poles and zeros of concern along with phase margin and unity
gain bandwidth have been tabulated in Table II . It can be seen
from the table that stability of LDO is not disturbed by the
presence of output parasitic capacitance.
IV. RESULTS AND DISCUSSION
The proposed LDO was laid out in 180 nm standard CMOS
technology using Cadence Virtuoso tool. The post layout
results are summarized in this section. Line regulation of LDO
for different loads are shown in Fig. 7[a]. The average line
regulation was found to be 6mV/V . Fig. 7[b] shows the load
regulation of proposed LDO. The change in output voltage was
360 µV/mA. To measure load transient response, LDO was
subjected to load change from 0A to 50 mA with a transition
time of 1µs. The recorded under-shoot, over-shoot and average
recovery time were respectively 130mV , 120mV and 1.4µs
as shown in Fig. 7[c]. This reduction in recovery time and
magnitude of over and undershoot even in the absence of any
on or off chip capacitor was due to the presence of SLFB.
The secondary feedback loop is faster than the main feed
back which helps in quick recovery of output voltage as well
as prevents it from drooping heavily. To measure the line
transient, a step signal of 0.2 V with 1 µA transition time
was applied along with the input 1.3V . The LDO exhibited a
fluctuation of around 40mV . The recovery time was found to
be 1.5 µs. The line transient response is shown in Fig .7[d].
The robustness of the proposed LDO against Process vari-
ations and mismatch was tested using Monte-Carlo analysis.
The line regulation of proposed LDO was measured under
process variations and mismatch. The mean value of line
regulation was 6.7mV/V . Load regulation of the LDO was
also verified using Monte-Carlo simulation. The mean value of
load regulation was measured to be 106µV/mA. Fig. 8[a] and
Fig. 8[b] show Monte-Carlo histogram plot of line and load
regulation variations for different samples respectively. The
mean value of line and load regulation obtained from Monte-
Carlo simulation were matching with the nominal values of
the LDO. Finally one more set of Monte-Carlo simulation was
carried out to investigate the effect of process variations and
mismatch on load transient response. The magnitude of under-
shoot during load transition from 0A to 50mA was plotted for
different samples as shown in Fig. 8[c]. The mean variation
was found to be 120 mV . The above results prove that the
proposed LDO is robust. The layout of proposed LDO with
reference voltage is shown in Fig. 9 which occupies an area
of 0.122 mm X 0.120 mm. If reference voltage is omitted
then LDO area becomes 0.132mmX 0.082mm. This drastic
reduction in area is because of the absence of on chip capacitor
in the design.
Table III shows the performance comparison of proposed
LDO with the recent works. Dropout voltage depends on
size of pass transistor and maximum driving current. In the
proposed LDO, 300mV dropout voltage was chosen to reduce
the area occupancy. The quiescent current is the sum of biasing
current and current flowing through feedback resistors. The
proposed LDO consumes 70 µA, out of which 58 µA flows
into feedback resistors. It can be reduced by increasing value
of feedback resistors. However it not only needs more area
on chip but also degrades the stability. The settling time of
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Fig. 6. [a] Loop gain response for Cout = 0 pF [b] Loop phase response for Cout = 0 pF [c] Loop gain response for Cout = 25 pF [d] Loop phase
response for Cout = 25 pF [e] Loop gain response for Cout = 50 pF [f] Loop phase response for Cout = 50 pF
the proposed LDO is very small when compared with other
LDOs. Though the work proposed in [1], [6] and [7] have
lesser settling time, either a large on-chip capacitor or high
quiescent current is used. With respect to magnitude of under-
shoot voltage parameter, only the work in [1], [7] and [9]
show better performance than the proposed LDO. However
in [1], this improvement is due to the large on-chip capacitor
and in [7] and [9] the maximum load is only 10 mA and
0. 5mA respectively. In the output capacitance parameter, the
proposed LDO stands clearly distinguishable from other state
of art LDOs.
164 GURUPRASAD, KUMARA SHAMA
TABLE II
STABILITY ANALYSIS
Capacitor Load Pole-1 Pole-2 Pole-3 Zero-1 Phase Margin Bandwidth
0 pF 10 µA -2.28E7+i1.79E7 -2.28E7-i1.79E7 -6.03E7 -6.06E7 80◦ 19.4MHz
0 pF 25mA -2.6E7+i1.37E7 -2.6E7-i1.37E7 -6.03E7 -6.01E7 71◦ 14.63MHz
0 pF 50mA -1.24E7 -4.29E7 -6.02E7 -5.99E7 78.6◦ 8.9MHz
25 pF 10 µA -4.24E6+i1.34E7 -4.24E6-i1.34E7 -6.03E7 -6.06E7 35◦ 12.7MHz
25 pF 25mA -2.38E7+i1.6E7 -2.28E7-i1.6E7 -6.03E7 -6.01E7 68◦ 14.6MHz
25 pF 50mA -1.28E7 -4.1E7 -6.02E7 -5.9E7 77◦ 8.9MHz
50 pF 10 µA -2.27E6+i1E7 -2.27E6-i1E7 -6.03E7 -6.01E7 25◦ 9.7MHz
50 pF 25mA -2.13E7+i1.8E7 -2.13E7-i1.8E7 -6.03E7 -6.01E7 66◦ 14.5MHz
50 pF 50mA -1.33E7 -3.9E7 -6.02E7 -5.99E7 77◦ 8.9MHz
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Fig. 7. [a] Line regulation of the LDO [b] Load regulation of the LDO [c] Load transient response of the LDO [d] Line transient response of the LDO
TABLE III
PERFORMANCE COMPARISON OF PROPOSED LDO WITH RECENT LDOS
Parameter [1] [3] [4] [5] [6] [7] [9] This work
Technology [µm] 0.18 0.5 0.35 0.35 0.11 0.065 0.18 0.18
Dropout Voltage[mV] 200 200 200 200 200 250 200 300
Max. load [mA] 100 100 100 100 200 10 0.5 50
Quiescent Current [µA] 31.6 78.21 15 15 4.5 346 10.5 70
Settling Time [µs] 1.3 2.5 2 – 0.8 0.4 3.5 1.4
∆ Vout[mV] 42 135 148 270 260 41.6 26 130
Cout [pF] 100 100 100 6.8 100 16+470 100 0
Area [mm2] – 0.7 0.043 0.047 0.09 – 0.012 0.0108
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Fig. 9. Layout of the proposed LDO
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V. CONCLUSION
In the proposed work, a novel LDO architecture is presented
which does not require a capacitor to function properly. The
introduced new technique, local secondary feedback ensures
better transient response even though no capacitor is used. The
circuit occupies a very small area on the chip and consumes a
low quiescent current making suitable for low power and area
constrained applications.
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